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The Letter reports the first experimental verification of chaotic 
encryption of audio using custom monolithic chaotic oscillators. 
We use G,,-C techniques to realise a chaotic modulator/ 
demodulator IC that implements a 3rd-order nonlinear 
differential equation. This has been fabricated in 2 . 4 ~  double- 
poly technology and includes on-chip tuning circuitry based on 
amplitude detection. Measurements demonstrate how to exploit 
the synchronisation between two of these ICs for encrypted 
transmission. 
Introduction: Different studies have shown that chaotic synchroni- 
sation can be used for data encryption [l]. The basic idea is to 
exploit the noise-like appearance of a chaotic carrier to hide an 
information-bearing signal, and make use of the synchronisation 
property to recover the data. Fig. 1 shows a block diagram for the 
realisation of this idea based on chaotic modulation [2, 31. At the 
emitter side the information bearing signal, represented by the cur- 
rent s(& is injected into a chaotic oscillator (modulator unit), 
thereby modifying its dynamics. If the power of the chaotic signal 
is large as compared to that of the information signal, the trans- 
mitted signal v,(t) remains chaotic and, thus, indecipherable. How- 
ever, this transmitted signal still contains the information related 
to s(t), which can be recovered at the receiver side by using a 
demodulator unit which synchronises to the modulation used in 
the transmitter. fq-q v,(t) modulator ~~~~ 
s (t) v,(t) 
-  -  
117411 receiver emitter 
Fig. 1 Chaotic modulation scheme 
An interesting feature of chaotic encryption is the simplicity of 
the required hardware. It opens new vistas for innovative applica- 
tion of analogue integrated circuits, based on nonlinear signal 
processing concepts. However, proper design of this kind of circuit 
involves a strict compromise between the robustness against 
parameter variations of the chaotic synchronisation, needed to 
decode the encrypted signal, and the security of the communica- 
tion. Although some groups have realised chaotic encryption using 
discrete circuits, the above difficulties have precluded their realisa- 
tion using monolithic units. This Letter reports the first experi- 
mental verification of continuous-time chaotic encryption of audio 
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Circuit behaviour and diagram: The modulatorldemodulator unit is 
represented by a third order nonlinear state equation, 
d 
-x ( t )  d t  = A x ( t )  + B f [ D T x ( t ) ]  
where x(t) = [x(t), y( t ) ,  z(t)IT is the state vector, A = [a,] is a real 
matrix defining the linear part of the system, B = [bJ and D = [4] 
are real vectors, and f( ) is a real-valued odd symmetric piecewise- 
linear (PWL) function, 
so - s1 
f ( P )  = SlCL + -+lP + BPI - IP - BPI1 (2) 
Data encryption can be realised using many different sets of 
parameter values. The issue is to identify those which are the best 
suited for monolithic implementation. It involves searching in the 
parameter space to find the optimum values owing to considera- 
tions on mismatching, loading, etc. This, together with the use of 
on-chip tuning, can provide accuracies of -1 -2% in the pole fre- 
quency - enough to guarantee synchronisation. With these tar- 
gets in mind we have done an exhaustive search in the parameter 
space of eqn. 1, to determine the optimum configuration. This 
obtains: 
dx dY dz 
dt dt dt - = f ( x )  + a y  - = a(x - z )  - yy - = py (3) 
wherej(.) is given by eqn. 2, and the parameter values are: 
(a,P,Y,so,s1) = (3,4,L1,-2) (4) 
Monte Carlo analysis with uncorrelated relative variations of up 
to 7% from the nominal values in eqn. 4 show that 100% of the 
obtained trajectories evolve towards a chaotic attractor - 
required for chaotic encryption. 
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Fig. 2 Block diagram of chuotic unit 
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Fig. 3 Lineurised trunsconductor 
Fig. 2 shows a block diagram to realise eqn. 3 using G,-C tech- 
niques. This includes quasi-linear and piecewise-linear transcon- 
ductors. Fig. 3 shows the schematics used for the linear, which 
includes a source-degeneration scheme for linearisation [4]. Fig. 4 
shows the circuit used for the PWL function consisting of a front- 
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end traiisconductor and a nonlinear circuit that operates in the 
current domain based on the high-accurate rectification mecha- 
nism proposed by the authors in [5]. All parameters in these non- 
linear characteristics have been made electrically controllable to 
serve as a cryptographic key in the audio transmission scheme. 
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Fig. 4 PWL function circuit 







Fig. 5 On chip automatic tuning 
Fig. 5 shows the block diagram of the circuit used for on-chip 
tuning, based on amplitude detection. Here, a reference sinusoidal 
signal passes through an integrator, and the changes in the output 
amplitude, if the signal frequency changes, are detected and used 
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Fig. 7 Audio data transmission 
Fig. 7 illustrates the performance of the whole audio encryption 
scheme. Input signal (Fig. 7(i)) consists of a segment of speech. 
The worst-case signavnoise ratio of the recovered signal (Fig. 7(ii)) 
is >+4OdB (this occurs at very low frequencies) with <-0.2dB loss 
of the input signal power. At higher frequencies, the signalinoise 
ratio rises to +60dB while retaining similar losses at the receiver. 
As can be seen from Fig. 7, the transmitted signal (Fig. 7(iii)) 
keeps no resemblance to the information content. 
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Current monitoring technique for testing 
embedded analogue functions in mixed 
signal ICs 
2620 iirn 
Fig. 6 Chip microphotograph 
M. Robson and G. Russell 
Experimental results: Fig. 6 shows a microphotograph of the 
chaotic modulator/demodulator unit, which includes the on-chip 
tuning scheme, and other auxiliary circuitry for biasing and meas- 
urement purposes. The dimensions of the circuit (developed in a 
2 . 4 ~  double-poly double-metal CMOS technology) have also 
been indicated in Fig. 6. Power dissipation is <1.8mW for a sym- 
metrical biasing of i2.5V. The oscillator generates fully aperiodic, 
ergodic waveforms at x(t), y(t), and z(t). Despite their aperiodicity, 
these trajectories remain confined to regions of regular, character- 
istic shape within the state space, creating attractors. The fabri- 
cated prototype is able to reproduce the whole bifurcation 
sequence leading to these attractors. 
Indexing term: Mixed analogue-digital integrated circuits, Built-in 
self-test 
The authors demonstrate how M-sequences and current 
monitoring can be combined to produce a system level technique 
for testing analogue circuits, much of the test hardware being 
obtained from reconfigured digital system hardware. 
Theory; The M-sequence test method is derived from the impulse 
response technique used in control theory (Towill [l]), in which a 
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